FPGA Implementation of Multiplier for Floating-Point Numbers Based on IEEE 754-2008 Standard
Abstract
Keywords
Full Text:
PDFReferences
L. Louca, T. A. Cook, W. H. Johnson, “Implementation of IEEE single precision floating point addition and multiplication on FPGAs,†in IEEE Symposium on FPGAs for Custom Computing Machines, Napa Valley, CA, 1996, pp. 107-116.
G. Renxi, Z. Shangjun, Z. Hainan, M. Xiaobi, G. Wenying, X. Lingling, “Hardware Implementation of a high speed floating point multiplier based on FPGA,†in 4th International Conference on Computer Science & Education, Nanning, China, 2009, pp. 1902–1906.
M. M. ÖZBİLEN, G. A. Mustafa (2009). Single/Double Precision Floating-Point Multiplier Design for Multimedia Applications. Istanbul University - Journal of Electrical & Electronics Engineering. vol. 9. pp. 827–831.
T. L. Floyd, Digital Fundamentals. Upper Saddle River-NJ: Prentice Hall, 2003.
Introduction to DSP – DSP Processors: data formats, Retrieve from
http://www.bores.com/courses/intro/chips/6_data.htm.
IEEE Standard for Floating-Point Arithmetic, IEEE Standard 754-2008, pp. 1-58.
S. Brown, Z. Vranesic, Fundamentals of Digital Logic with Verilog Design, New York : McGraw-Hill Science/Engineering/Math, 2007.
J. M. Lee, Verilog Quickstart: A Practical Guide to Simulation and Synthesis in Verilog. New York: Springer-Verlag, 2002.
DOI: http://dx.doi.org/10.22385/jctecs.v1i0.2